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Abstract— In this study, we introduce an accurate capacitor-
resistor model for nano-crossbar arrays that is to be used for 
power/delay/area performance analysis and optimization. Although 
the proposed model is technology independent, we explicitly show its 
applicability for three different nanoarray technologies where each 
crosspoint behaves as a diode, a FET, and a four-terminal switch. In 
order to find related capacitor and resistor values, we investigate 
upper/lower value limits for technology dependent parameters 
including doping concentration, nanowire dimension, pitch size, and 
layer thickness. We also use different fan-out capacitors to test the 
integration capability of these technologies. Comparison between the 
proposed model and a conventional simple one, which generally uses 
one/two capacitors for each crosspoint, demonstrates the necessity of 
using our model in order to accurately calculate power and delay 
values. The only exception where both models give approximately 
same results is the presence of considerably low valued resistive 
connections between switches. However, we show that this is a rare 
case for nano-crossbar technologies.   
Keywords—Nano-crossbar array; circuit modeling; performance 
analysis; emerging technologies; post-CMOS 
I.  INTRODUCTION 
Nano-crossbar arrays have emerged as a strong candidate 
technology to replace CMOS in near future [1-3]. They are regular 
and dense structures, and fabricated by exploiting self-assembly as 
opposed to purely using lithography based conventional and 
relatively costly CMOS fabrication techniques [4-6]. Currently, 
nano-crossbar arrays are fabricated such that each crosspoint can 
be used as a conventional electronic component such as a diode 
[7], a FET [8], or a switch [9]. This is a unique opportunity that 
allows us to integrate well developed conventional circuit design 
techniques into nano-crossbar arrays.  However, as expected the 
integration comes with some challenges and the accuracy 
problems in performance modelling and analysis is one of the 
significant ones. Conventional resistor-capacitor models do not 
meet the needs of nanoarrays [10-13]. They generally neglect 
wiring resistors/capacitors including crosstalk capacitors with an 
assumption that their values are much smaller than those of device 
resistors/capacitors. However, this is not applicable for nanoarrays 
where both devices and wirings between them are implemented 
using the same physical substrate such as nanowires or nanotubes. 
Another important factor is that as opposed to conventional two-
terminal switch based devices such as diodes and transistors that 
conduct current in one direction, nano-crosspoint switches with 
four neighbor crosspoints can conduct current in four directions 
that certainly needs a different model. 
In this study, we propose an accurate capacitor-resistor model 
for nano-crossbar arrays that is used for power/delay/area 
performance analysis and optimization. Although the proposed 
model is technology independent, it can be applicable for variety 
of emerging technologies including nanowire crossbar arrays [5], 
molecular crossbar arrays [14], memristive arrays [15], and multi 
layered nanoarray structures such as CMOL [16-17]. We explicitly 
show the model’s applicability for three different nanowire based 
technologies where each crosspoint behaves as a diode, a FET, and 
a four-terminal switch [7-9]. Fig. 1 illustrates these three types. 
Exploiting the developed models for diode, FET, and four-
terminal switch based arrays, we perform power-delay-area 
performance analysis and optimization. To calculate related 
capacitor and resistor values, we use upper/lower value limits for 
the parameters of doping concentration, nanowire dimension, 
pitch size, and layer thickness. We also use different fan-out 
capacitors to test the integration capability of these nanowire based 
technologies. Indeed, if all parts of a computing system could be 
satisfactorily and preferably realized with nano-crossbar arrays as 
opposed to CMOS then there would be no need for integration, so 
even terahertz frequency levels would be achievable. However, the 
current state-of-the art has not reached this point [1, 18], so the 
integration with CMOS is a must. We simulate this by using 
relatively large fan-out capacitors. 
Previous studies on performance modeling and analysis of 
nanoarrays lack of accuracy and comprehensiveness. Capacitor-
resistor models and their parameter values are determined with 
weak assumptions without in depth analysis of nano-array 
technologies [10]. Additionally, some studies exploit current or 
predictive technology models for nanoscale CMOS which 
certainly has major differences from nanoarray based 
technologies, both in design and manufacturing levels [12, 19-21]. 
In this study, we aim to overcome these shortcomings by 
introducing accurate modeling and performance analysis 
techniques for nano-crossbar arrays.  
The paper is organized as follows. In Section 2, we propose 
our technology independent capacitor-resistor model for nano-
crossbar arrays. Using the model, we develop performance 
analysis models and techniques for diode, FET, and four-terminal 
switch based nanoarrays.  In Section 3, we perform calculations 
for needed technology parameters and obtain power-delay-area 
analysis results and inferences. In Section 4 we evaluate our 
capacitor-resistor model given in Section 2. In Section 5, we 
perform performance analysis of a 1-bit full adder and a memory 
array using nanowire crossbar arrays. In Section 6, we present 
conclusions. 
 
Fig. 1. A switching nano-crossbar array with diode, FET, and four-terminal switch 
based crosspoints. 
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II. CAPACITOR-RESISTOR MODELING OF NANOARRAYS 
Nano-crossbar arrays are regular structures consisting of 
identical crosspoint cells. Fig. 2 illustrates a cell with the proposed 
capacitor-resistor placements. It consists of two crossed 
lines/wires with intersecting parts shown in green and 
nonintersecting parts shown in grey. The intersecting part is 
expected to behave as an electronic component such as a diode, a 
FET, or a switch. We model this part with wire resistors and four 
identical crosspoint capacitors CCP’s. The reason of using four 
capacitors instead of one is the necessity of considering resistances 
between N1-N2 and N3-N4 nodes. Using a single crosspoint 
capacitor is only applicable if these resistances are negligibly 
small. For the nonintersecting parts, we use a wire resistor Rw and 
a wire capacitor Cw that is composed of parasitic wire, parallel 
wire, wire-layer, and wire-bulk capacitors. Other parameters 
defined are wire diameter D, layer thickness tl (between wires), and 
pitch size pw (distance between parallel wires). 
We explicitly show our model’s applicability for three 
different technologies of nanowire crossbar arrays where each 
crosspoint behaves as a diode, a FET, and a four-terminal switch 
as shown in the upper part of Fig. 2. Here, along with wire resistors 
we use switches having series ON and OFF parasitic resistances. 
For the diode-based crosspoint, it is assumed that the upper and the 
lower wires are p-type and n-type nanowires, respectively. The 
crosspoint is modeled with a switch, representation of a pn-diode 
four capacitors, and four wire resistors. For the FET based 
crosspoint, the layer between two wires acts as an insulator, so no 
current flows between the wires. The upper wire is modeled with 
a resistor and the lower wire is modeled as a switch controlled by 
the upper wire’s voltage. Since the upper wire does not conduct 
current, N1 and N2 nodes are shorted that results in two crosspoint 
capacitors, each having a value of 2CCP. For the four-terminal 
switch based crosspoint, the upper and the lower wires are 
identically modeled using total of four capacitors and four 
switches. Here, current can flow in multiple directions. 
Comparison of these three models with neglected wire resistors is 
visualized in Fig. 3 (N1-N2: upper, N3-N4: lower). 
 
Fig. 2. A nano-crossbar cell and its different forms for diode, FET, and 4-terminal 
switch based nanowire crosspoints. 
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Fig. 3. Capacitor and switch placements for crosspoints based on a) diode, b) FET, 
and c) four-terminal switch (N1-N2: upper, N3-N4: lower). 
A. Simplified power-delay model 
We simplify our capacitor-resistor models with an aim of 
effectively using them for power and delay analysis. We transform 
in-between node capacitors CCP’s, shown in Fig. 3, into grounded 
equivalent node capacitors CCP_eqv’s that is to be compatible with 
the Elmore delay model [22]. Miller theorem is used for this 
purpose [23]. Equivalent grounded capacitors for CCP’s are 
obtained with the formulas given in Fig. 4. Formulas are derived 
by exploiting the conservation of the capacitor charge QC; recall 
that 𝑰𝑪 = 𝑪 ×
𝑑𝑽𝑪
𝑑𝒕
 and Δ𝑸𝑪 ≅ 𝑪 × Δ𝑽𝑪.  
Our crosspoint model and its equivalent with grounded 
capacitors are shown in Fig. 5a) and Fig. 5b), respectively. There 
are two criteria for comparing these two models: 1) effectiveness 
of using them in power-delay analysis, and 2) accuracy and 
easiness of calculating related capacitor values. For the first 
criteria, the model in Fig. 5b) overwhelms the other; grounded 
capacitors are highly desired both in circuit simulations and hand 
calculations. However, things are reversed for the second criteria. 
Since we define CCP’s with physical reasoning, we can calculate 
their values using technology parameters such as distances, 
concentrations, and physics constants. On the other hand, 
accurately calculating the values of CCP_eqv’s necessitates to know 
node voltage values and this might not be practical regarding that 
node voltages are dynamically changing between a supply voltage 
and a ground, namely VDD and GND = 0V.  
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Fig. 4. CCP and its equivalent capacitors a) CCP_eqv_1 on V1 and b) CCP_eqv_2 on V2. 
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Fig. 5. Our crosspoint models using a) real crosspoint capacitors and b) their 
equivalent grounded capacitors.  
In order to find equivalent capacitor values, we fundamentally 
use the formulas in Fig. 4. Since the formulas require node voltage 
values which are directly dependent on application circuits, we use 
a predetermined test circuit shown in Fig. 6. The test circuit 
comprises a single crosspoint and a load resistor. Equivalent 
crosspoint models using the test circuit are shown in Fig. 7. For the 
FET based crosspoint, input and output voltage changes can be 
negatively correlated. In other words, it is possible to 
simultaneously see GND-to-VDD transition at the input and VDD-
to-GND transition at the output. Therefore each of the two 
equivalent grounded capacitors has a maximum value of 
2×2CCP=4CCP. On the other hand, their minimum values are 2CCP 
that is obtained when there is no transition at the output. As a 
result, two grounded capacitors can take values between 2CCP and 
4CCP. We choose an average value of 3CCP. This is illustrated in 
Fig. 7b).  For the diode and four-terminal switch based crosspoints, 
we derive ki values for capacitor values, in Fig 7d). Here, 𝑅𝑊_𝐶𝑃, 
𝑅𝑂𝐹𝐹/𝑅𝑂𝑁,  𝑅𝑤, and 𝑅𝐿 represent crosspoint wire resistor, 
crosspoint switch resistor, outside (crosspoint) wire resistor, and 
load resistor, respectively.  
By using the developed models, we perform calculations for 
needed technology parameters and obtain power-delay-area 
analysis results and inferences in the following section. 
III. PERFORMANCE ANALYSIS: POWER, DELAY, AREA  
In this section, we perform performance analysis for diode, 
FET, and 4-terminal switch based nanowire crosspoints by using 
the test circuit in Fig. 6 and the proposed crosspoint models in Fig. 
7. For delay analysis, we use the Elmore delay formula regarding 
that all of the capacitors are grounded: 
𝑡𝑙𝑜𝑤−ℎ𝑖𝑔ℎ (𝑜𝑟 ℎ𝑖𝑔ℎ−𝑙𝑜𝑤 ) = ∑ 𝑅𝑖_𝑡𝑜_𝑠𝑜𝑢𝑟𝑐𝑒 (𝑜𝑟 𝑔𝑟𝑜𝑢𝑛𝑑)𝐶𝑖𝑛𝑜𝑑𝑒 𝑖 . 
Derived Delay Formula for Diode: 
𝑡𝑑𝑖𝑜𝑑𝑒 = 0,69(
𝐶𝑤
2
(3𝑅𝑤 + 2(2𝑅𝑊_𝐶𝑃 +  𝑅𝑂𝑁)) + 𝑘2𝐶𝐶𝑃(𝑅𝑤 +
2𝑅𝑊_𝐶𝑃 +  𝑅𝑂𝑁))                (1) 
Derived Delay Formula for FET: 
𝑡𝐹𝐸𝑇 = 0,69(
𝐶𝑤
2
(3𝑅𝑤 + 2𝑅𝑂𝑁) + 3𝐶𝐶𝑃(𝑅𝑤 + 𝑅𝑂𝑁))           (2) 
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Fig. 6. Test circuit, used in performance model and analysis.  
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𝒌𝟏 = (
𝑹𝑾_𝑪𝑷 + 𝑹𝑶𝑵
𝟐𝑹𝑾_𝑪𝑷 + 𝑹𝑶𝑵 +  𝑹𝒘 + 𝑹𝑳
) 𝒌𝟐 = (
𝟑𝑹𝑾_𝑪𝑷 +  𝟐𝑹𝑶𝑵
𝑹𝒘 + 𝑹𝑳
) 
𝒌𝟑 = (
𝑹𝑶𝑵
𝟐𝑹𝑶𝑵 +  𝑹𝒘 + 𝑹𝑳
) 𝒌𝟒 = (
𝟑𝑹𝑶𝑵
𝑹𝒘 + 𝑹𝑳
) 
d) 
Fig. 7. Crosspoint modeling of the test circuit for a) diode based, b) FET based, 
and c) four-terminal switch based. The ki values are shown in d). 
Derived Delay Formula for four-terminal: 
𝑡4−𝑡𝑒𝑟𝑚 = 0,69(
𝐶𝑤
2
(3𝑅𝑤 + 2(2𝑅𝑂𝑁)) + 𝑘4𝐶𝐶𝑃(𝑅𝑤 + 2𝑅𝑂𝑁)    (3) 
We calculate power consumption as the sum of active and passive 
power (notice that f can be calculated as (1 𝑡𝑑𝑒𝑙𝑎𝑦⁄
) in (4). Here, 
the first and the second terms represent active and passive power 
consumptions, respectively; 𝐶𝑡𝑜𝑡𝑎𝑙 is the direct sum of all model 
capacitors; 𝑅𝑡𝑜𝑡𝑎𝑙 is the equivalent resistance between VDD and 
GND. 
P = 𝐶𝑡𝑜𝑡𝑎𝑙𝑉𝐷𝐷
2𝑓 + 𝑉𝐷𝐷
2/𝑅𝑡𝑜𝑡𝑎𝑙             (4) 
The area of a 1×1 crosspoint used in the test circuit can be 
calculated as (where D and pw represent wire diameter and pitch 
size, respectively): 
𝐴𝑟𝑒𝑎 = (𝐷 + 𝑝𝑤)
2              (5) 
A. Technology Considerations 
In this section we thoroughly explain how to find real values 
of the parameters used in above formulas. For our calculations, we 
use a minimum wire diameter D of 1nm and a minimum pitch size 
pw of 10nm by considering nanowire array technology limits [10]. 
We also limit ranges for nanowire electric current values between 
10uA - 20 uA and a supply voltage VDD between 1V - 5V [21]. 
Insulator layer between wires is selected as SiO2 [12]. Minimum 
value for the layer thickness tl is selected by assuming that there is 
no substantial leakage. For SiO2, at least 1.2 nm thickness is 
preferred [20]. In this study we use tl =1.5nm, slightly larger than 
the minimum. 
For capacitor and resistor calculations, we use standard 
equations 𝐶 =
𝐾.𝜀.𝐴
𝐿
 and  𝑅 =
𝛿.𝐿
𝐴
. For FET and four-terminal 
switch based arrays. We exploit wire and resistance specifications 
as well as substrate material types according to [11-12]. Resistance 
values of n-type and p-type nanowires with 10nm length and 1nm2 
cross-section area are selected as 10kΩ and 38.1 kΩ, respectively 
[12]. To achieve 1/10 ratio between wire and crosspoint 
resistances (RON), we select 100kΩ and 381kΩ for crosspoint 
resistance s for n-type and p-type nanowires, respectively. This 
satisfies our goal of having electric current values between 10uA 
and 20uA. By using the standard resistor equation, we can find any 
desired resistance value with given wire dimensions. Different 
than the other two counterparts, diode based arrays have a different 
calculation method. We used doping values from [19] and material 
constants for silicone to calculate resistance values.  
Nanowire capacitors Cw’s are composed of parasitic wire, 
parallel wire, wire-layer, and wire-bulk capacitors. We 
approximate Cw,’s with only using parallel plate wire-bulk 
capacitors since the values of other capacitors are generally 
negligible. Capacitance between two nanowires in the crossing 
area is represented by four equal CCP capacitors. One CCP capacitor 
is a quarter of the total crosspoint capacitance. The total crosspoint 
capacitor can be directly calculated using the standard capacitor 
equation and given dimensions. Additionally, for diode based 
crosspoints we use diffusion capacitance  formula 𝐶𝐶𝑃_𝐷𝑖𝑜𝑑𝑒 =
 
kSi.e.A
w.Vd
𝐼𝐷. Note that the capacitor plate area A=D
2 and the distance 
between plates L= tl. 
B. Performance Analysis 
It is important to note that resistance and capacitance values of 
nano-crossbar arrays directly depend on the parameters tl, D, and 
pw. In this section, we analyze the effects of these parameters on 
power-delay-area performance of the arrays. We use intervals of 
1nm-30nm for D and 10nm-90nm for pw. Additionally we use 
different fan-out capacitors, 0.1fF to 2fF, to test the integration 
capability of the arrays. All of the results in this section are 
obtained using the test circuit comprising a single crosspoint, 
shown in Fig. 6.  
Table 1 summarizes performance characteristics of the three 
types of nanowire technologies. It shows lower and upper limits 
for each performance metric for 1nm≤ D ≤10nm, 10nm ≤ pw ≤ 
20nm, tl =1.5nm, and a fan-out capacitor CL=0.1fF. Examining the 
numbers in the table, we see that the diode based array has the best 
“no-fan-out delay” span, but for “with fan-out” case, all the three 
technologies have close values. For power consumption, very 
close results are obtained for all types. Area values are same for all 
types since we only calculate the unit crosspoint area. Of course, 
if we implemented Boolean functions or specific benchmark 
circuits, there would be dramatic differences on the area for these 
three array types [24]. Although Table 1 offers us valuable 
information for the performance limits of the arrays, it does not tell 
us how the parameters D, CL, and pw effect each performance 
metric and how to make performance optimization with the 
parameters.  We explicitly show this for the FET based crosspoints 
in the following parts. 
FET Delay Analysis: 
 As seen in Fig. 8, increasing wire diameter D or pitch size pw 
values make the delay values increase. Increasing D make 
capacitor values increase and resistor values decrease, and 
inversely, increasing pw make capacitor values decrease and 
resistor values increase. So that delay values always increase, that 
can be justified using (2). When a fan-out load capacitor CL is 
added then (2) becomes: 
𝑡𝑓𝑒𝑡 = 0,69(
𝐶𝑤
2
(3𝑅𝑤 + 2𝑅𝑂𝑁) + 3𝐶𝐶𝑃(𝑅𝑤 + 𝑅𝑂𝑁) + 𝐶𝐿(2𝑅𝑤 +
𝑅𝑂𝑁)).                (6) 
TABLE I.  PERFORMANCE CHARACTERISTICS OF THREE TYPES OF 
NANOWIRE TECHNOLOGIES USING MAX-MIN VALUES FOR D AND PW. 
Analysis Output FET Diode Four-terminal 
Delay (ps) 0.15-0.25 0.013-0.024 0.04-0.16 
Delay (ps) with 0.1fF fan-out 20-120 2-15 2-18 
Power (uW) 0.02-0.16 0.01-0.25 0.02-0.3 
Power 0.1fF fan-out (uW) 2.5-2.6 2.5-2.7 2.5-2.8 
Area (nm2) 200-900 200-900 200-900 
Power × Delay (uW × ps) 0.02-0.09 0.02-0.018 0.01-0.6 
 
Fig. 8. FET delay for no-load case. 
Fig.9 shows results of (6) with CL=0.1fF. Here, increasing D 
values make the delay values decrease almost independently with 
changes in pw. There are 3 different pw values selected in the Fig. 
9 and corresponding delay values have relatively small 
differences. This concludes that, considerably larger fan-out 
capacitors compared to wire/crosspoint capacitors, suppress pitch 
size effect on the circuit delay.  This situation gives us important 
inferences for the integration of nanowire circuits with the CMOS 
technology. As clearly seen from Fig. 9, increasing D values are 
beneficial for the CMOS integration which also slightly increase 
the area. On other hand, changing pw values does not give us a 
considerable benefit for the integration problem, so we can select 
minimum pw values to decrease area. 
FET Power Analysis: 
Power values are calculated using (4). In this equation, f is 
selected as 1 GHz, which is a satisfactory speed for logic circuits. 
Also a fan-out load capacitor of 0.1 fF is added. As shown in Fig. 
10, D is very dominant over pw for small D values. Another 
inference is that using smaller circuits by selecting small D and pw 
values results in smaller power consumption.  
FET Area Calculations: 
Area calculations are straightforward using (5). Here, D and pw 
have same linear relationships with the area.  
FET Maximum Frequency and Power×Delay Analysis: 
Fig. 11 shows maximum achievable frequency levels by 
considering different D and CL values; pw is selected as 10 nm. As 
seen in the Fig. 11, if the fan-out capacitance gets smaller, effect 
of D on the maximum frequency increases. Depending on the fan-
out capacitance value, maximum frequency can be both negatively 
and positively correlated with D. For example, consider a 0,001 fF 
capacitance at the output. Maximum frequency increases up to D 
= 6  nm and decreases afterward. So we can say that, for this case, 
maximum frequency could be achieved with selecting 6 nm wire 
diameter. The power×delay graph is given in Fig. 12. Here, 
selecting minimum pitch sizes and minimum wire diameters is 
highly preferable. 
 
Fig. 9. FET delay with a fan-out capacitance (0.1 fF). 
 
Fig. 10.  FET power with 1GHz frequency and a 0.1 fF fan-out capacitance.  
 
Fig. 11. FET maximum frequency for different fan-out capacitances (10 nm pw). 
 
 
Fig. 12. FET power-delay product for no-load case. 
IV. EVALUATION OF THE PROPOSED CAPACITOR-RESISTOR 
MODELS GIVEN IN SECTION 2 
We evaluate our capacitor-resistor models proposed in Section 
2 using a circuit simulation program SPICE. We implement XOR3 
function since it is the fundamental function of full adder circuits 
(analyzed in the next section, Fig. 13).  We consider three cases: 
 Case-1: 5𝐶𝐶𝑃 ≅ 𝐶𝑤 (D=1nm, pw=10nm), 
 Case-2: 𝐶𝐶𝑃 ≅ 2𝐶𝑤, by changing D=10nm, 
 Case-3: Keeping 𝐶𝐶𝑃 value same as in Case-1 and 𝐶𝑤 = 0   
(negligibly small as frequently done for CMOS). 
“Case-1” is the case with minimum distances. In order to 
increase the effect of 𝐶𝐶𝑃 capacitor over 𝐶𝑤, we introduce “Case-
2” and “Case-3” where wire diameter is increased, so  𝐶𝑤 becomes 
negligibly small (let tbulk (bulk thickness) is infinite). Results are 
shown in Table 2 for worst-case low-to-high propagation delays. 
As we propose and claim in Section 2, our general model based on 
physical reasoning, illustrated in Fig. 2 and Fig. 3, is considered 
error free. We name it “wire-wire” since crosspoint capacitors are 
put between wires. Additionally, our simplified model named as 
“wire-ground CCP_eqv=3CCP (and 4CCP)”, illustrated in Fig. 7b), is 
considered.  
TABLE II.  WORST-CASE LOW-TO-HIGH PROPAGATION DELAY ANALYSIS 
USING DIFFERENT CAPACITOR-RESISTOR MODELS (*PROPOSED) 
 CCP connection type Delay (ps) Error % 
Case-1 
wire-wire - * 8.31 0 
wire-ground CCP_eqv=2CCP -[10-13] 8.239 0.853 
wire-ground CCP_eqv=3CCP - * 8.266 0.527 
wire-ground CCP_eqv=4CCP - * 8.293 0.200 
Case-2 
wire-wire - * 153.139 0 
wire-ground CCP_eqv=2CCP -[10-13] 145.958 4.689 
wire-ground CCP_eqv=3CCP - * 148.665 2.921 
wire-ground CCP_eqv=4CCP - * 151.370 1.155 
Case-3 
wire-wire - * 0.778 0 
wire-ground CCP_eqv=2CCP -[10-13] 0.719 7.633 
wire-ground CCP_eqv=3CCP - * 0.746 4.187 
wire-ground CCP_eqv=4CCP - * 0.773 0.725 
We compare our models with the ones used in the literature 
[10-13]. Examining the numbers in Table 2, we see that the 
proposed wire-ground model overwhelms the compared models. 
Note that delay values are not changing linearly since 𝐶𝑤s are 
dominant and proposed 𝐶𝐶𝑃 values are only applicable for 
switching inputs.  
Of course, a more rigorous comparison would be made in 
support of experimental characterizations and tests. This is 
certainly out of scope of our computational work and hope to open 
new areas for scientists working on experimental nanoelectronics. 
V. PERFORMANCE ANALYSES OF LOGIC AND MEMORY 
APPLICATIONS 
A. Logic Application: 1-Bit Full Adder 
A 1-bit full adder is implemented with a FET based nanowire 
crossbar circuit shown in Fig. 13. A complementary logic is used 
with p-type and n-type nanowires (proposed in [8]) on the left and 
the right parts of the circuit, respectively. The inputs are A, B, and 
Cin, and the outputs are S and Cout. 
The adder circuit performance is analyzed using different fan-
out load capacitors. Results are given in Table 3 that are obtained 
using D=5nm, pw=10nm, and tl=1.5nm. As seen in Table 3, 1 GHz 
frequency operation can be achieved with no fan-out, 0.1 fF fan-
out, and 0.5 fF fan-out capacitances for this case. When 2 fF fan-
out capacitance is added, maximum frequency drops to 0.67GHz, 
which is much lower than the desired frequency of 1GHz. To fix 
this problem, when CL=2fF, we can use larger D or pw values. 
When D = 8 nm and pw = 10 nm, the frequency becomes 1 GHz. 
On the other hand, using a diameter of 8nm is a certain drawback 
for the circuit area. Increasing pw is the other option, but as seen in 
Fig. 9, pw has almost no effect on delay in case of having relatively 
large fan-out capacitors.  
B. A Memory Application: 4x4 Nand Based Rom  
A typical organization of a nanoarray ROM is given in Fig 14. 
Here, in middle part, the given inset table is implemented with FET 
based nanowire arrays using a pseudo-NMOS NAND based 
memory structure. Decoder and DeMux devices can be also 
implemented by diode or FET based nanoarrays. For area 
calculation of the memory, parameters of n word lines, m bit lines, 
wire diameter D, and pitch size pw can be used:  
𝐴𝑟𝑒𝑎𝑅𝑂𝑀 = 2. 𝑛. 𝑚. (𝐷 + 𝑝𝑤)
2.             (7) 
 
Fig. 13. A FET based nanowire crossbar array implementing a 1-bit full adder. 
TABLE III.  1-BIT FULL ADDER PERFORMANCE VALUES 
 No fan-out 0,1 fF 0,5 fF 2 fF 
High-to-Low Delay (ps) 0.46 15.7 77.1 307 
Low-to-High Delay (ps) 1.75 60.1 293 1160 
Power (1GHz) (uW) 0.212 2.71 12.7 50.2 
Maximum Frequency (GHz) 452 13.1 2.69 0.67 <1! 
If nanowires on this circuit are considered with a 1 nm 
diameter, we can estimate a reasonable access time by using the 
calculations Section 3. There would be 7-10 transistors on the data 
transit line between S0 or S1 and Z due to modeling of the decoder 
and the DeMux. Also we can add a 0,1 fF capacitance to the Z 
node to look for MOS device compatibility of this memory. After 
modeling RC ladders, the achieved reasonable access time 
intervals are: 
2.7 – 3.2 ps for “No load on Z”; and 
96 – 108 ps for “0.1 fF load on Z”. 
 
Note that here we present preliminary results for nanoarray 
based memory circuits. In future work, we aim to perform a much 
more detailed analysis considering different memory structures 
with additional performance metrics. 
VI. CONLUSION 
This study proposes a capacitor-resistor circuit model for the 
crossbar structured nanoarrays in order to accurately analyze 
power/delay/area performance characteristics. Although the 
proposed model is technology independent, we explicitly show its 
applicability for three different nanoarray technologies where each 
crosspoint behaves as a diode, a FET, and a four-terminal switch. 
In order to find related capacitor and resistor values, we investigate 
upper/lower value limits for technology dependent parameters 
including doping concentration, nanowire dimensions, pitch sizes, 
and layer thicknesses. We also use different fan-out capacitors to 
test the integration capability of these technologies. Comparison 
between the proposed model and a conventional simple one, which 
generally uses one/two capacitors for each crosspoint, 
demonstrates the necessity of using our model in order to 
accurately calculate power and delay values. In experimental 
results, we accurately analyze a 1-bit full adder with the proposed 
capacitor-resistor models. We also make a brief performance 
analysis of a memory circuit. 
As a future work, we plan to construct a more comprehensive 
circuit model to be integrated to circuit simulation tools. The 
model will include both memory and arithmetic circuit elements.  
 
Fig. 14. 4x4 pseudo-NMOS ROM array with row decoder and column DeMux 
devices. Inset table gives data stored on memory array Z output gives selected data 
by S0, S1, S2 and S3 access inputs. 
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